Congestion-aware wireless network-on-chip for high-speed communication by M. Devanathan et al.
Full Terms & Conditions of access and use can be found at
https://www.tandfonline.com/action/journalInformation?journalCode=taut20
Automatika
Journal for Control, Measurement, Electronics, Computing and
Communications
ISSN: 0005-1144 (Print) 1848-3380 (Online) Journal homepage: https://www.tandfonline.com/loi/taut20
Congestion-aware wireless network-on-chip for
high-speed communication
M. Devanathan, V. Ranganathan & P. Sivakumar
To cite this article: M. Devanathan, V. Ranganathan & P. Sivakumar (2020) Congestion-
aware wireless network-on-chip for high-speed communication, Automatika, 61:1, 92-98, DOI:
10.1080/00051144.2019.1674511
To link to this article:  https://doi.org/10.1080/00051144.2019.1674511
© 2019 The Author(s). Published by Informa
UK Limited, trading as Taylor & Francis
Group
Published online: 07 Nov 2019.
Submit your article to this journal 
Article views: 460
View related articles 
View Crossmark data
AUTOMATIKA
2020, VOL. 61, NO. 1, 92–98
https://doi.org/10.1080/00051144.2019.1674511
REGULAR PAPER
Congestion-aware wireless network-on-chip for high-speed communication
M. Devanathana, V. Ranganathanb and P. Sivakumarc
aSchool of Electronics and Communication, REVA University, Bangalore, India; bDepartment of Electronics and Communication
Engineering, Vignans University, Guntur, India; cDepartment of Electronics and Communication Engineering, Karpagam College of
Engineering, Coimbatore, India
ABSTRACT
The design of system-on-chip (SoC) requires the complex integration between a multi-number
of cores on a single chip. To establish the effective communication betweenmultiple cores there
aremore challenging issuesondesigning thenetwork-on-chip (NoC) architectures. Theproposed
system deals with the utilization of on-chip antennas for the wireless communication between
the long distance cores to minimize the latency and power. In this proposed work, we have
designed high-speed wireless NoC (WiNoC) for on-chip communication. This high-speedWiNoC
has been achieved by designing a congestion measure unit, which monitors and measures the
congestion in the input data and establishes the effective wireless communication between
the output channels and routers. The designed architecture is synthesized and implemented by
usingAlteraQuartus II,where theSoC isdesignedusingQsysbuilder. TheproposedWiNoCshows
better performance parameters like throughput, latency and power than the conventional NoC.
KEYWORDS
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1. Introduction
In emerging on-chip communication technology, net
work-on-chip (NoC) has emerged as the communi-
cation architecture of complex system-on-chip (SoC)
since it has to overcome the problem of reliability,
power and speed, which requires high efficiency in bus
architecture [1]. By increasing the number of cores of
a chip based on the requirement, the NoC architec-
ture faces the communication problem with the distant
cores in terms of reliability [2]. As per the Interna-
tional Technology for Roadmap for Semiconductors
(ITRS) [3], thewired communication between the cores
does not satisfy the interconnection in terms of perfor-
mance and reliability and a recent research was estab-
lished as an integrated chip antenna for inter- and
intra-chip communication [4]. However, the operat-
ing frequency of this silicon-integrated antenna has an
energy dissipation problem to establish the communi-
cation between the cores. On the other hand, the com-
munication between the distant IP cores causes more
latency andpower consumption. Since the implementa-
tion, it is clear that the performance of the conventional
NoC retains the improvement in integrated circuits (IC)
performance. This problem initiated the opportuni-
ties for the investigation into wireless NoC (WiNoC).
This wireless communication technology is suitable to
solve the latency and power dissipation issues from
the conventional technology, which also eliminates the
complexity of interconnection.
In this paper, the design of high-speedWiNoC archi-
tecture has been proposed to avoid the traffic between
the data transmissions. The performance of speed and
power of wireless links has been analysed by the util-
isztion of cycle simulation. Recently, more number of
WiNoCs have been proposed by integrating the on-
chip antennas and transceivers to enable the intra-chip
wireless interconnection [5,6]. The dedicated WiNoC
architecture and the network calculus were designed
to enable the wireless link operations. On-chip WiNoC
between the cores of SoC is illustrated in Figure 1. The
wireless link receives the data from different cores and
assigns the topology to establish the communication
between the cores.
This WiNoC link enables the multi-hop communi-
cation between the different nodes and reduces the hop
counts in communication. Currently, the single-hop
communication improves the performance of the wire-
less communication. In conventionalWiNoC topology,
the channel allocation has been designed with sepa-
rate bandwidth to send the data. Hence, the proposed
WiNoC architecture uses an energy-efficient wireless
transceiver to improve the link utilization statistics [7].
The implementation of on-chip wireless communica-
tion links leads to significant savings in latency, even
considering the overhead of wireless transceivers [8]. In
our proposed method, the interconnection of WiNoC
architecture considers the adaptability, channel num-
bers and wireless links.
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Figure 1. Illustration of WiNoC in multi-core SoC.
Organization of the proposed work is as follows:
• proposed WiNoC design between distant-range
links
• design and placement of wireless antenna
• congestion-free wireless link.
2. ProposedWiNoC design between
distant-range links
In wired NoC, the embedded cores communicate with
switches and wired links. The data transfer between
this multi-hop communication leads to high energy
dissipation and latency. To overcome this problem, we
proposed a low-power, high-speed, long-distance wire-
less link between the cores in SoC chip. The following
section focuses on the design of NoC architecture of
WiNoC.
2.1. Proposed network architecture
The proposedmethod also focuses on the location facil-
ity problem [9]. The problem with this method is chan-
nel allocation for different data. The objective of this
proposed method is to reduce congestion to improve
the communication facility. In this proposed work, the
antennas are placed in the corner of each subnet. The
main idea to place the antenna is the consideration of
the demand level of processing elements. The recon-
figurable routing method is implemented in this paper
to transmit the data in all directions. In this routing
method, the data are transmitted from the source to
destination by identifying the neighbour nodes. The
long-distance nodes placed in any direction establish
the communication and implementation of the routing
algorithm with respect to nodes, as shown in Figure 3.
The data transmission between the nodes is established
using a reconfigurable routing algorithm. The distance
measured between the nodes, processing elements and
antenna identified by utilizing the network parameter
is shown in Figure 2. The distance between each node
and antenna is calculated and stored as input mod-
els in matrix formats by defining the distance between
the communication points. Figure 2 shows the pseu-
docode for the proposed wireless routing algorithm for
the reconfigurable topology. By considering the source
and destination nodes as input, return the selected data
as an output through the channel. By considering the
X and Y dimension, label the routing direction with
Nx and Ny. If both Nx and Ny values are zero, the out-
put data are transmitted with the minimal diagonal
channel path, and X Y channels are further candidates.
If |Nx| − |Ny| ≥ 2, the output data passes through the
diagonal channel with a non-minimal path. If Nx is
non-zero and Ny is zero, the X channel will be selected
as network selector (NS), when |Nx| ≥ 2, the two diag-
onal channel will be available to transmit the data. If
Nx is zero and Ny is non-zero, the Y channel will be
selected. If both of these two offsets are zero, the packet
data will be in the destination router, and the data are
transmitted to its local processor via L output port,
where L represents the eternal channel of the port.
In minimal routing, the packet data are considered
in the rectangular (REC (s, d)), defined by the source
nodes (Sx, Sy) and the destination nodes (Dx,Dy). That
means the routers residing in (REC (s, d)) will establish
the communication between routers for transmitting
the packet data. In the proposed reconfigurable rout-
ing different channel paths are provided for routing to
establish the communication, but it uses only three of
the channels (X−, T+ and C−) for output. Assign-
ing higher priority based on the congestion between
the links and the output channel selection is based on
the NS state. Initially, the short-range communication
channels are provided with high priority. The channels
inNSwill be divided into two sets based on the commu-
nication channel and the channel path. The short-range
channels have been given higher priority to direct pack-
ets of destination nodes more quickly. If the operation
path has high priority and the channels are free, the
packet could bypass the congested area and proceed
with its destination, if more than one packet competes
for the same output channel.
3. Design and placement of wireless antenna
In our proposed WiNoC, carbon nanotube antennas
are used to establish the communication between the
nodes. This antenna was implemented using multi-
band sources of Frequency Division Multiplexing
(FDM) to communicate and transfer different frequen-
cies of the same channel. The highly directional gain of
this antenna helps to create directed channels between
the source and destination. The placement of this link
depends on the chip parameter like the number of
cores, number of short- and long-range link and the
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Figure 2. Proposed routing algorithm pseudo-code.
traffic distribution. To place wireless links is to min-
imize the number of hop counts in the communica-
tion network and to optimize the traffic interactions
between the cores.
This antenna was placed based on the annealing
methodology to configure faster than the conventional
search method. The routing method implemented here
is a combination of reconfigurable routing for the
nodes, where the communication between cores takes
place, as shown in Figure 3. The structure of the wire-
less router and its interconnection between wireless
link I is shown in Figure 4. Each wireless router has
five input ports, five output ports, a router arbitra-
tor and a congestion measure unit with the traffic and
arbitration controller. This congestion measure unit
measures each congestion information from the from
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Figure 3. Wireless link establishment between cores.
Figure 4. Wireless router architecture and its link establishment.
the receiver unit and transmits to the global conges-
tion measure unit. The global congestion measure unit
has a comparator unit, which compares the conges-
tion data to link aggregator to establish the commu-
nication or to transmit the output data. Each port
of this implementation gets connected in the wireless
medium.
The congestion measure unit transmits the output
data by the sub-channel division based on the Fre-
quencyDivisionMultipleAccess (FDMA) technique, as
explained in [10]. The same operation was carried out
on the receiver side of the output channel. As shown in
the architecture all the transmitter and receiver links are
connected with link aggregator in the wireless link and
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Figure 5. The comparison of (a) throughput (b) latency (c) power of conventional method with the proposed method.
the data are transmitted and received simultaneously
between the transmitter and receiver.
4. Congestion-free wireless link
The performance of the WiNoC in on-chip communi-
cation deals with the effective design and transfer of
data, as shown in Figure 4. This effective data trans-
fer is achieved by avoiding the congestion between the
wireless links. In general, congestion occurs when the
sequence of packets iswaiting to transfer from the chan-
nel, hence packets are blocked indefinitely. In WiNoC,
resources are shared among different packets; if there is
no cyclic channel dependency on the network [11], the
congestionwill never occur. To deal with the congestion
issue, WiNoC routing schemes are designed with the
effective mechanism. The buffers are designed to store
and bypass the congested path. The routers embedded
in the routing algorithm are to provide the flexible rout-
ing arbitration algorithm to relax the network traffic
by coordinating the input pairs with a wireless router.
The congestion measure unit measures the informa-
tion by inspecting the input ports in the router [12,13].
This congestion measurement is based on the clock-
by-clock cycle and the received information is sent
to the nearby routers used for the next clock cycle.
The global congestion unit provides the faster links to
reduce the transmission time by exchanging the con-
gestion information. In this global congestion measure
unit, comparator block is used with a buffer. Instead
of sharing the information, this comparator compares
the resource utilization by inspecting the elements. By
analysing the information about wireless transmitter
and receiver buffers, the link aggregator will enable
the link. Once the information is compared, then the
packets resume the communication between the wire-
less routers [14,15]. The algorithm shows congestion
detection mechanism and routing performance.
5. Experimental results and set-up
To evaluate its performance, the proposed wireless
communication is simulated in Ansys High Frequency
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Figure 6. Comparison of (a) throughput (b) latency (C) power for different saturation loads.
Structured Simulator (HFSS) [16,17]. Here, we investi-
gated on a wide range of WiNoC configurations. Both
the conventional and proposed WiNoC topologies are
investigated and summarized in Figure 5. This WiNoC
simulator has a traffic controller located in a conges-
tion measure unit, which enables product application
and synthetic traffic patterns. In the synthetic pattern,
WiNoC is designed with the injection and distribu-
tion function. The packets are injected into the wireless
router from the transmitter antenna by the injection
pattern, based on the level 0 or 1 model. Level 0 model
indicates the channel is free and level 1 indicates the
channel is full.
Latency, throughput and power are the essential
and fundamental performance evaluation metrics in
the core integration. The congestion measure unit
keeps tracking the transmission data and monitors
the throughput, latency and power in different traffic
loads. Saturation load is analysed, where throughput
is no longer growing. This congestion load is calcu-
lated based on the load and our results of the saturation
loads are compared with the conventional method, as
shown in Figure 6. The implementation results show
that the improvement in throughput is about 15%,
which is achieved by incorporating parallel buffers.
This implementation results show that the proposed
WiNoC outperforms in long-distance wireless com-
munication. By incorporating a congestion measure
unit, the load is efficiently monitored and the rout-
ing operation is implemented by alternative links. All
the above implementationmethods show effective opti-
mization of the parameters such as latency, throughput
and power.
The NoC interconnection is designed using the
Altera Qsys builder to solve the communication prob-
lem between the cores, such as how the transaction
takes place between the nodes in the SoC. The imple-
mentation of Qsys includes the core, where the design-
ers use the core to implement a SoC in less time using
the Qsys integration method.
6. Conclusion
To exploit the advances in NoC, high-speed and low-
power WiNoC has been proposed to manage the traf-
fic and establish the wireless communication between
the routers. The proposed WiNoC improves not only
the parameters, but also the reliable communication
between the routers. We have compared our proposed
WiNoC with conventional NoC. And our proposed
WiNoC outperforms in terms of throughput, latency
and power for different traffic and saturation loads.
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With the congestionmeasure unit, the wireless link was
employed between the routers. Moreover, the theoreti-
cal justification for pseudocode was given for the wire-
less link establishment of the congestion-free anddiffer-
ent saturation-load conditions. Implementation results
show that the proposedWiNoC can provide better per-
formance and better reliability than the conventional
NoC.
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